[PATCH v3 1/2] riscv: allow resume after exception
Leo Liang
ycliang at andestech.com
Wed Nov 1 09:55:57 CET 2023
On Tue, Oct 31, 2023 at 02:55:51PM +0200, Heinrich Schuchardt wrote:
> If CSRs like seed are readable by S-mode, may not be determinable by
> S-mode. For safe driver probing allow to resume via a longjmp after an
> exception.
>
> Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt at canonical.com>
> ---
> v3:
> Add API documentation
> v2:
> New patch
> ---
> arch/riscv/lib/interrupts.c | 13 +++++++++++
> doc/api/index.rst | 1 +
> include/interrupt.h | 45 +++++++++++++++++++++++++++++++++++++
> 3 files changed, 59 insertions(+)
> create mode 100644 include/interrupt.h
Reviewed-by: Leo Yu-Chi Liang <ycliang at andestech.com>
More information about the U-Boot
mailing list