[PATCH v2 09/11] ARM: dts: renesas: Add Renesas R8A779H0 V4M DT extras
Marek Vasut
marek.vasut+renesas at mailbox.org
Sun Jan 28 16:52:07 CET 2024
From: Hai Pham <hai.pham.ud at renesas.com>
Add Renesas R8A779H0 V4M DT extras for U-Boot.
Until the RPC node becomes part of main DT, keep it here as
an extension so that board code can enable and use the RPC
to access SPI NOR.
Signed-off-by: Hai Pham <hai.pham.ud at renesas.com>
---
Cc: Paul Barker <paul.barker.ct at bp.renesas.com>
---
V2: Extend the commit message
---
arch/arm/dts/r8a779h0-u-boot.dtsi | 27 +++++++++++++++++++++++++++
1 file changed, 27 insertions(+)
create mode 100644 arch/arm/dts/r8a779h0-u-boot.dtsi
diff --git a/arch/arm/dts/r8a779h0-u-boot.dtsi b/arch/arm/dts/r8a779h0-u-boot.dtsi
new file mode 100644
index 00000000000..b2f7e054eef
--- /dev/null
+++ b/arch/arm/dts/r8a779h0-u-boot.dtsi
@@ -0,0 +1,27 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Device Tree Source extras for U-Boot on R-Car R8A779H0 SoC
+ *
+ * Copyright (C) 2023 Renesas Electronics Corp.
+ */
+
+#include "r8a779x-u-boot.dtsi"
+/ {
+ soc {
+ rpc: spi at ee200000 {
+ compatible = "renesas,r8a779h0-rpc-if", "renesas,rcar-gen4-rpc-if";
+ reg = <0 0xee200000 0 0x200>, <0 0x08000000 0 0x04000000>;
+ interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 629>;
+ power-domains = <&sysc R8A779H0_PD_ALWAYS_ON>;
+ resets = <&cpg 629>;
+ bank-width = <2>;
+ num-cs = <1>;
+ status = "disabled";
+ };
+ };
+};
+
+&extalr_clk {
+ bootph-all;
+};
--
2.43.0
More information about the U-Boot
mailing list