[PATCH v4] SDRAM Calibration Failed fix for GEN5 SoCFPGA
Sune Brian
briansune at gmail.com
Wed Dec 3 22:02:34 CET 2025
Ralph Siemsen <ralph.siemsen at linaro.org> 於 2025年12月4日週四 上午4:52寫道:
>
> Hi Brian,
>
> On Wed, Dec 3, 2025 at 1:17 PM Sune Brian <briansune at gmail.com> wrote:
>
> > But did you disable also all "CYCLIC" as well?
>
> I have "CONFIG_CYCLIC is not set" which disables all the others.
>
> I also have another patch to disable the watchdog, adapted from [1].
> This didn't seem to make any difference (but my ram calibration
> doesn't take very long).
>
> [1] https://lore.kernel.org/all/20250603115442.19971-8-nareshkumar.ravulapalli@altera.com/
>
Hi Ralph,
I do diff the mainstream and Altera trunk.
I cam repeat the same behavior on altera trunk when all WDT CYCLIC turned off.
I plan to investigate under another board.
TBH if it is board specific case then there is nothing harm to simply
turn on CYCLIC or WDT.
But the truth is that Altera trunk force using designware WDT by default.
Because under distro I do full "memtester" and "stressapptest".
Nothing really fails on those two.
> > 3) I use socfpga_cyclone5_defconfig and only change minimum settings
> > that I needs.
> > From this issue mentioned to current day.
>
> Then it sounds like it is a recent issue... hmm... I'm currently on
> 2025.10 release version (plus some cherry-picks). I'll give a try on
> master/next once I get some other things stabilised...
>
> Regards,
> Ralph
The major reason is the ECC on mainstream is completely missing.
BTW [1] I do manually inserted and test no luck on that.
Yet still thank you for the help.
Brian
More information about the U-Boot
mailing list