[PATCH v2] arm64: imx8ulp: Split SRAM0 mapping to isolate the SCMI shared memory as non-cacheable

Fabio Estevam festevam at gmail.com
Tue Nov 4 19:05:33 CET 2025


On Mon, Nov 3, 2025 at 4:37 AM <alice.guo at oss.nxp.com> wrote:
>
> From: Alice Guo <alice.guo at nxp.com>
>
> This patch splits the 2MB SRAM0 mapping into three regions:
> - 0x22000000~0x2201f000: cacheable normal memory
> - 0x2201f000~0x22020000: non-cacheable device memory
> - 0x22020000~0x22200000: cacheable normal memory
>
> The change ensures the SCMI shared memory is non-cacheable, which
> avoids cache-related issues after removing
> mmu_set_region_dcache_behaviour() from scmi_dt_get_smt_buffer().
>
> Signed-off-by: Alice Guo <alice.guo at nxp.com>
> Reviewed-by: Marek Vasut <marek.vasut at mailbox.org>

Applied, thanks.


More information about the U-Boot mailing list