[PATCH v1 1/2] board: toradex: aquila-am69: Fix 16GB dual-rank DDR configuration
Emanuele Ghidoli
ghidoliemanuele at gmail.com
Tue Apr 21 17:15:55 CEST 2026
From: Emanuele Ghidoli <emanuele.ghidoli at toradex.com>
The 16GB dual-rank DDR configuration uses an incorrect DDRSS_PLL_FHS_CNT
value. This makes DDR initialization hang during the DDR frequency
handshake sequence.
Update DDRSS_PLL_FHS_CNT to the correct value for the 16GB dual-rank
configuration.
Fixes: 39e014f43a15 ("board: toradex: aquila-am69: Add support for 16GB dual rank memory configuration")
Signed-off-by: Emanuele Ghidoli <emanuele.ghidoli at toradex.com>
---
board/toradex/aquila-am69/aquila_ddrs_16GB_rank_2.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/board/toradex/aquila-am69/aquila_ddrs_16GB_rank_2.c b/board/toradex/aquila-am69/aquila_ddrs_16GB_rank_2.c
index c24e22b620b5..66e800ef7c89 100644
--- a/board/toradex/aquila-am69/aquila_ddrs_16GB_rank_2.c
+++ b/board/toradex/aquila-am69/aquila_ddrs_16GB_rank_2.c
@@ -14,7 +14,7 @@
#include <linux/kernel.h>
#include "ddrs_patch.h"
-#define DDRSS_PLL_FHS_CNT 3
+#define DDRSS_PLL_FHS_CNT 5
#define DDRSS_CTL_268_DATA 0x01010000
#define DDRSS_CTL_270_DATA 0x00000FFF
--
2.43.0
More information about the U-Boot
mailing list