[U-Boot-Users] possible problem in u-boot-0.2.0/cpu/mpc8xx/cpu_init.c

[Reinhard Meyer]

I am just porting u-boot to our TOP860 module, which uses 50MHz/80Mhz core clock and 25MHz/40MHz Bus Clock (EBDF=1).

I noticed that in cpu_init.c/line 77ff the PLPRCR is written before SCCR which will cause the CLKOUT to ramp up to 50 MHz before it is being reduced to half the frequency. That might violate alot of timings. It does not appear to cause any problems right now; but I would suggest anyway to change the order there.

Regards Reinhard

-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.denx.de/pipermail/u-boot/attachments/20030205/12752e41/attachment.htm