[U-Boot] [PATCH v1 2/8] am335x_evm: add nand pinmux definition

[Tom Rini]

-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

On 10/30/12 15:47, Ilya Yanok wrote:
> Add NAND pins mux settings for AM335X devices. Enable NAND pins for
> AM335X EVM board.
> 
> Signed-off-by: Ilya Yanok <ilya.yanok at cogentembedded.com>
[snip]

> @@ -435,11 +456,16 @@ void enable_board_pin_mux(struct
> am335x_baseboard_id *header) unsigned short profile =
> detect_daughter_board_profile(); 
> configure_module_pin_mux(rgmii1_pin_mux); 
> configure_module_pin_mux(mmc0_pin_mux); +#ifdef
> CONFIG_NAND_OMAP_GPMC +		configure_module_pin_mux(nand_pin_mux); 
> +#endif /* In profile #2 i2c1 and spi0 conflict. */ if (profile &
> ~PROFILE_2) configure_module_pin_mux(i2c1_pin_mux); else if
> (profile == PROFILE_2) { +#ifndef CONFIG_NAND_OMAP_GPMC 
> configure_module_pin_mux(mmc1_pin_mux); +#endif

Minor problem, NAND just isn't available in PROFILE_2 or PROFILE_3.
We should just do the pinmux when we're in anything but those profiles.

- -- 
Tom

-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://www.enigmail.net/

iQIcBAEBAgAGBQJQkGavAAoJENk4IS6UOR1Wdv4P/1ZmDv0YbStiacEE/Aa8Oklg
VrAWz6rgB5PyIaIDwOWvQ01Y8YpzPgOKUtixya8vyBp1f/guBwAIEnSlqbZzjo2R
OmZmhWWUfagmhXgUgz8bC8sKlmtAK4YtHE0zQaujXjNg7sKJ1UM6JS0PtqvM338o
56KvGK/ngmx/EU4K/VJ6FgRzJcbZmkXWu71e+6d/cPIjZdbmdqvIGEZUxrc865I6
n//3UYOyGujW+Z/fOswpZGNXAVOSyieYThXyY9wLtPgv2cnLDa6GC6E9QwN53Lat
6oV0+ub6jjY1A0BRsoKwMzJ1klTePJ9LFRVJsuzivRC+CH9tLNiq+uvmTFtRDdRh
Vh0Bh3+dNmNiQeJKVAOmLMNylpdF5+FRDEqdYd5V3S9h/InApL3u2mTafr2AHgEK
Dl/QouttvRBdvdAUIFMy6khaH3chMojUEuNUNSOWGkSHNYV6KELAohMuRrtAHHak
95iSUiT5mP+JTlX0ltI/8LqLUapbeu6xWxRkRRaLOuCCCPRUuP5fNBr7gpEHUvsx
uIzYrkjLJ7p8qcgpjmnMZZgB3fpYFAiL7B6c8eDJ0u+vX5cUvtkpE9yMwUzYvnnH
MlVKY6nBUE4VDYayFF9R8czGBFNb+recaGm86swpprSsWlzh+RnfFD4QplI1g112
g9fdnSHIHPiJq/TygkWk
=8JAH
-----END PGP SIGNATURE-----