[U-Boot] [PATCH] arm: cache: always flush cache line size for page table

Fabio Estevam festevam at gmail.com
Wed Aug 3 18:32:29 CEST 2016


On Tue, Aug 2, 2016 at 4:07 AM, Stefan Agner <stefan at agner.ch> wrote:
> From: Stefan Agner <stefan.agner at toradex.com>
>
> The page table is maintained by the CPU, hence it is safe to always
> align cache flush to a whole cache line size. This allows to use
> mmu_page_table_flush for a single page table, e.g. when configure
> only small regions through mmu_set_region_dcache_behaviour.
>
> Signed-off-by: Stefan Agner <stefan.agner at toradex.com>

Tested-by: Fabio Estevam <fabio.estevam at nxp.com>


More information about the U-Boot mailing list