[U-Boot] [PATCH v3 06/30] sunxi: usb_phy: setup USB PHY passby for USB0 on H3/H5/A64
Jagan Teki
jagannadh.teki at gmail.com
Sun Jan 28 16:19:27 UTC 2018
From: Chen-Yu Tsai <wens at csie.org>
On newer chips, there is a pair of EHCI/OHCI USB hosts for OTG host
mode. USB PHY passby must be configured for its corresponding PHY.
Signed-off-by: Chen-Yu Tsai <wens at csie.org>
Reviewed-by: Jagan Teki <jagan at openedev.com>
[jagan: remove 7/8] from commit header]
Signed-off-by: Jagan Teki <jagan at amarulasolutions.com>
---
arch/arm/mach-sunxi/usb_phy.c | 7 ++++++-
1 file changed, 6 insertions(+), 1 deletion(-)
diff --git a/arch/arm/mach-sunxi/usb_phy.c b/arch/arm/mach-sunxi/usb_phy.c
index 2f1cad1..9a0a1b9 100644
--- a/arch/arm/mach-sunxi/usb_phy.c
+++ b/arch/arm/mach-sunxi/usb_phy.c
@@ -239,7 +239,12 @@ void sunxi_usb_phy_init(int index)
sunxi_usb_phy_config(phy);
- if (phy->id != 0)
+ /*
+ * Later SoCs such as the H3, H5, A64 have proper hosts for OTG.
+ * As such the passby settings need to be set for them as well.
+ */
+ if (phy->id != 0 || IS_ENABLED(CONFIG_MACH_SUNXI_H3_H5) ||
+ IS_ENABLED(CONFIG_MACH_SUN50I))
sunxi_usb_phy_passby(phy, SUNXI_USB_PASSBY_EN);
#ifdef CONFIG_MACH_SUN8I_A83T
--
2.7.4
More information about the U-Boot
mailing list