[PATCH] ARM: dts: k3-j721s2: Correct timer frequency
Tom Rini
trini at konsulko.com
Sat Apr 9 21:50:13 CEST 2022
On Sat, Apr 09, 2022 at 09:46:58PM +0530, Vignesh Raghavendra wrote:
>
>
> On 07/03/22 2:55 pm, Vignesh Raghavendra wrote:
> > MCU Timer0 runs at 250MHz, and the clock-frequency defined in DT appears
> > incorrect.
> >
> > Without this delays in R5 SPL are 10x off.
> >
> > Signed-off-by: Vignesh Raghavendra <vigneshr at ti.com>
> > ---
> > arch/arm/dts/k3-j721s2-common-proc-board-u-boot.dtsi | 2 +-
> > 1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/arch/arm/dts/k3-j721s2-common-proc-board-u-boot.dtsi b/arch/arm/dts/k3-j721s2-common-proc-board-u-boot.dtsi
> > index 749bc717f3..a17e61eccf 100644
> > --- a/arch/arm/dts/k3-j721s2-common-proc-board-u-boot.dtsi
> > +++ b/arch/arm/dts/k3-j721s2-common-proc-board-u-boot.dtsi
> > @@ -40,7 +40,7 @@
> > compatible = "ti,omap5430-timer";
> > reg = <0x0 0x40400000 0x0 0x80>;
> > ti,timer-alwon;
> > - clock-frequency = <25000000>;
> > + clock-frequency = <250000000>;
> > u-boot,dm-spl;
> > };
>
>
> Gentle ping...
Thanks for the reminder, was mislabled in patchwork.
--
Tom
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 659 bytes
Desc: not available
URL: <https://lists.denx.de/pipermail/u-boot/attachments/20220409/4f101629/attachment.sig>
More information about the U-Boot
mailing list