Running qemu tests on RISC-V
sean.anderson at seco.com
Mon Feb 7 17:34:17 CET 2022
On 2/7/22 10:53 AM, Heinrich Schuchardt wrote:
> On 2/7/22 16:38, Simon Glass wrote:
>> I am trying to run the SPL tests for riscv32 but it dies with an
>> illegal instruction. I have tried building qemu 4.2 but it seems to
>> happen on various versions. Has anyone seen this?
> Did you try to run qemu-riscv32_spl_defconfig in the Docker container we
> are using for Gitlab?
> We are using QEMU v6.1.0 according to tools/docker/Dockerfile.
> With all that duplicate output below it is hard to understand what is
> going. Why is each byte written twice to the serial?
If I had to guess there are 2 harts, and they both trigger an illegal
instruction. In situations like these, I have added a spinlock around puts.
More information about the U-Boot