cache: l2x0: Fix incorrect behavior if the latency is 1 cycle at at
Fri Mar 18 12:28:52 CET 2022

According to the PL310 TRM, 0 in the latency fields(setup/read/write)
indicates 1 cycle of latency for Tag and Data RAM latency control
registers. If we want to set 1 cycle of latency, we need to clear
the field actually. The TRM is as below:

Signed-off-by: Haifeng Li < at>

drivers/cache/cache-l2x0.c | 6 ++++++
1 file changed, 6 insertions(+)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0001-cache-l2x0-Fix-incorrect-behavior-if-the-latency-is-.patch
Type: application/octet-stream
Size: 1835 bytes
Desc: not available
URL: <>

More information about the U-Boot mailing list