[U-Boot] [PATCH v3 00/10] MIPS: initial support for emulated Malta board

[Gabor Juhos]

This patch set adds initial support for the MIPS Malta CoreLV
board emulated under Qemu.

The changes since the previous version of the series are described in
the individual patches.

The patches are against the master branch of git.denx.de/u-boot.git
tree.

Depends on the following patch:
  'MIPS: fix __raw_* IO accessors'
  http://patchwork.ozlabs.org/patch/222195/

Gabor Juhos (10):
  MIPS: qemu-malta: add support for emulated MIPS Malta board
  MIPS: qemu-malta: add reset support
  MIPS: qemu-malta: enable flash support
  MIPS: import gt64120.h header from Linux
  MIPS: qemu-malta: setup GT64120 registers as done by YAMON
  MIPS: qemu-malta: add PCI support
  net: pcnet: use pci_virt_to_mem to obtain buffer addresses
  MIPS: qemu-malta: bring up ethernet
  MIPS: bootm.c: add YAMON style Linux preparation/jump code
  MIPS: start.S: emulate REVISION register for qemu-malta

 arch/mips/cpu/mips32/start.S     |    8 +-
 arch/mips/include/asm/malta.h    |   23 ++
 arch/mips/lib/bootm.c            |   60 ++++-
 board/qemu-malta/Makefile        |   45 ++++
 board/qemu-malta/lowlevel_init.S |   71 +++++
 board/qemu-malta/qemu-malta.c    |   49 ++++
 boards.cfg                       |    2 +
 drivers/net/pcnet.c              |    2 +-
 drivers/pci/Makefile             |    1 +
 drivers/pci/pci_gt64120.c        |  178 ++++++++++++
 include/configs/qemu-malta.h     |  116 ++++++++
 include/gt64120.h                |  550 ++++++++++++++++++++++++++++++++++++++
 include/pci_gt64120.h            |   19 ++
 13 files changed, 1120 insertions(+), 4 deletions(-)
 create mode 100644 arch/mips/include/asm/malta.h
 create mode 100644 board/qemu-malta/Makefile
 create mode 100644 board/qemu-malta/lowlevel_init.S
 create mode 100644 board/qemu-malta/qemu-malta.c
 create mode 100644 drivers/pci/pci_gt64120.c
 create mode 100644 include/configs/qemu-malta.h
 create mode 100644 include/gt64120.h
 create mode 100644 include/pci_gt64120.h

--
1.7.10